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Standardization activity of data comunlcation in avionic systems 
StartaY In 1968 L# m?Irapadt of -1 system -sum d the - d m * - - - m -  
w m b ~ ~  sufi-assemlfffcs. ffrsr issued in r m ,  m - m - r 5 5 3  (DSAF) 
replaced point-to-point wiring w l t h  a digital time-multiplexed 
cammon-bus for serial data trarmmlsslm. Reissued fn 1975 as a 
tri-service standard (version A) and again revised in 1978 
(version B), it came into wide use and is supported by integrated 
hardware. However a major development effort must still be invested 
in e v e y  real-time sy*sterr for interprocessor synchronizaticjn and 
scheduling of information transfer in the absence of a high-level 
language possessing communication constructs. 
The growing complexity of avionic systems is straining the 
capabilities of MIL-ST!!-lS53 B, but a much greater challenge 
to it is posed by Ada, the standard language adopted by the 
US Department of Defense for real-time, computer-embedded-systems. 
The stochastic, distributed nature of Ada with its 
rendez vous protocol for interprocess synchronization is not 
matched well by the deterministic central control of 
ommunication in MIL-STD-lSSJ 8 .  Accordingly, the authors & ave proposed hardware implementation of Ada communication 
protocols in a contention/token bus or token ring network (1). 
command/response multiplex data bus is still flourishing and 
the development environment for distributed multi-covuter 
of the standard language with the standard bus could be very 
useful and even highly desirable. By concentrating all status 
information and decisions at the Bus Controller, it was found 
possible to construct an elegant and efficient hardware 
implementation of the Ada protocols at the bus interface. and 
this solution is the subject of our paper. No compromises are 
taken with the bus standard, and no changes imposed on Remote 
Terminals. Implementation hardware is restricted to the 
B u s  Controller and its alternate. the B u s  Monitor. 
However, during the transition period when the current 
M a  sys- js a§ ye t  Im8ng ,  B t4myWrsw iieX&#Kd&CPrn 
The idea is based on polling of the Remote Terminals 
by the Controller for entry calls, accept statements, 
or results (output parameters). The Controller interface 
maintains all the entry call queues and the list of ready 
accept statements, searches for a match, and issues the 
appropriate commands for transfer or execution depending 
on the presence of input and/or output parameters. In 
addition, the Controller interface times the delays 
of selective waits and of timed entry cails, and controls 
-he execution of delay alternatives and of "else" clauses 
lost of these operations are clearly of a match-making or 
associative nature. To avoid long Controller response 
s 
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times due to conventional searching of extensive filw, a l l  
queue8 and lists 8ra stored in 8 cooamon associative memory 
which As microsequenced from a control store. 
presents the algorithms en$loytxl, defines the cormnand and data 
tonnats, and outlines the hardware organization. The resulting 
bus traffic and speed of operation are discussed. 
to note tha t  while our algorithms take advantage of m o d e  
Co!mands to reduce traffic, no such use was found for broadcast 
cormnands . 
The paper 
It is interesting 
The proposed approach renders distributed intertask 
synchronization transparent to the designer and inplements it 
in hardware at the bus interface. In addition, data buffering 
becomes unnecessary, since transfer is delayed until both 
parties are ready. Many important advantages result, chief 
among them being: facilitation of the development environment: 
major savings in specific development effort; conservation of 
system resources such as host processing and line transmission 
capacity; and faster system response. 
Reference : 
(1) Rosemberg, F. and S. Ruhman, "Hierarchical partitions in cyclic 
closed systems : a hardware oriented approach", Proceedings of 
Computers in Aerospace V Conference, Longbeach. CA. 
October 1985, pp. i48-15s. 
0 
B.3.6.2 . 
